Sereal-Encoder
view release on metacpan or search on metacpan
zstd/common/xxhash.h view on Meta::CPAN
292129222923292429252926292729282929293029312932293329342935293629372938293929402941*
* [ a | b ]
* |
'---------. .--------'
|
* | x |
* | .---------
' '
--------. |
* [ a & 0xFFFFFFFF | b & 0xFFFFFFFF ],[ a >> 32 | b >> 32 ]
*
* Due to significant changes in aarch64, the fastest method
for
aarch64 is
* completely different than the fastest method
for
ARMv7-A.
*
* ARMv7-A treats D registers as unions overlaying Q registers, so modifying
* D11 will modify the high half of Q5. This is similar to how modifying AH
* will only affect bits 8-15 of AX on x86.
*
* VZIP takes two registers, and puts even lanes in one register and odd lanes
* in the other.
*
* On ARMv7-A, this strangely modifies both parameters in place instead of
* taking the usual 3-operand form.
*
( run in 0.445 second using v1.01-cache-2.11-cpan-26ccb49234f )